

#### Scanner vs. Track Don't forget about the materials!

Sokudo/SEMI Lithography Breakfast Forum - 2007 Mark Slezak





- Where do materials fit in the battle?
  - Who do we like better?

JSR

- Materials are your friend!
- Other battles on the litho front
  - Topcoats vs. Non-topcoat immersion resists
- The Lithocell vs. Materials







# Who do we like???

	Scanner	Track
Positives	<ul> <li>Higher Numerical Aperture</li> <li>Improve aerial image</li> </ul>	<ul> <li>Bake plate uniformity</li> <li>Improved exhaust</li> <li>Dummy Dispense</li> </ul>
Negatives	<ul> <li>Lots of rules scan speed requirements leaching specs</li> </ul>	<ul> <li>Lots of rules drain line compatibilities outgassing shot size reduction</li> </ul>





- We need to lean on each other:
  - **Scanner**  $\rightarrow$  Aerial image
  - **Track** → Film thickness & bake plate uniformity
  - Materials  $\rightarrow$  examples of how we carry our own weight
    - Advanced photoresists
    - ➤ TARCS
    - Topcoats
    - ➢ Others....



# Materials are your friend

	Scanner	Tracks
Advanced	<ul> <li>Large depth of focus &amp;</li></ul>	<ul> <li>Post exposure bake</li></ul>
photoresists	exposure latitude	sensitivity



## Materials are your friend

JSR Micro JSR

	Scanner	Track
TARCS	<ul><li>Controls your leaky light</li><li>Reduces outgassing</li></ul>	<ul><li>Amine control</li><li>Lower defectivity</li></ul>







JSR Micro JSR

	Scanner	Track
Others:	Relaxes pressure on	Sell more pumps and
Chemical Shrink,	resolution	coater bowls
DP, trilayer materials		



Semicon West 2007 - Sokudo/SEMI Breakfast



✓ Large process latitude, reflectivity control, and other process enhancement techniques

Other battles on the litho front

![](_page_9_Picture_1.jpeg)

Topcoat vs. non-topcoat: checklist

JSR

✓ Develop & scale-up topcoats  $\rightarrow$  Done

✓ Support implementation into the 45nm node  $\rightarrow$  On-going

✓ Build TC-less resist  $\rightarrow$  On-going

Prove which one is better  $\rightarrow$  On-going

### **Topcoat design**

![](_page_10_Picture_1.jpeg)

JSR

#### Requirements:

- Suppress chemical leaching
- ✓ Suitable scanning properties
- ✓ Insoluble to water, soluble to developer
- ✓ Excellent lithographic performance
- ✓ Profile compatibility to each 193nm PR
- ✓ No intermixing with resists
- ✓ No extraction from topcoats

#### **JSR TCX topcoat series**

![](_page_11_Picture_0.jpeg)

### Topcoat design

- What knobs can we turn:
  - Modify the acidity dissolution rate & CA

	TC-1	TC-2	TC-3
Acidity	Higher pH	"std" pH	Lower pH
Dissolution rate	125nm/s	200nm/s	800nm/s
Residual Defects	~80,000	<100	<100
Receding Contact Angle	70	69	62
Water Mark Defects	~200	<10	~3,000

### **Defect reduction – TCX Topcoat**

**SR** Micro JSR

![](_page_12_Figure_1.jpeg)

Semicon West 2007 - Sokudo/SEMI Breakfast

#### Why fix what works? Because it's simpler! (or is it really)

JSR Micro JSR

Non-TC Process	TC Process	
Fluid Non-TC Resist	Fluid Topcoat Resist	
<ul> <li>Pro. Enable to shorten process cycle time</li> <li>Con. Immersion specific resists, scan speed specific resists</li> </ul>	<ul> <li>Pro. More reliable process for HVM at this moment, reflectivity</li> <li>Con. Additional process</li> </ul>	
Current Status Material design : Done / on-going Practical data collection : in progress High volume manufacturing : TBD	Current Status Material design : <u>Done</u> Practical data collection : <u>Done</u> High volume manufacturing : <u>Done</u>	

![](_page_14_Picture_0.jpeg)

![](_page_14_Picture_1.jpeg)

JSR

cro

#### Requirements:

- ✓ Low chemical leaching
- ✓ Suitable scanning properties
- ✓ Balance RCA vs. ACA
- ✓ Excellent lithographic performance
- ✓ No post development defects
- ✓ No leaching of PAG's or other additives
- ✓ Try to take advantage of the maturing resist design for 193nm systems

#### **JSR AIM resist series**

![](_page_15_Figure_0.jpeg)

Immersion related defectivity is strongly related with RCA and ACA.

![](_page_16_Picture_0.jpeg)

JSR Micro JSR

	<b>Standard</b>	<u>Std. + TC</u>	<u>AIM - 1</u>	<u>AIM - 2</u>
Material	Dry resist	Dry resist + Topcoat	Topcoat-less resist 1	Topcoat-less resist 2
RCA ACA	<mark>61deg</mark> . 80 deg.	69 deg. 92 deg.	86 deg. 98 deg.	83 deg. 95 deg.
Concern	RCA low Leaching & W/M	TBD	ACA high Bubble	TBD

![](_page_17_Figure_0.jpeg)

JSR Micro JSR Std resist vs. TC vs. TC-less **AIM - 1** Standard **AIM - 2** w/TCX041 w/o TC w/o TC -0.35um -0.28um LWR:4.4nm **Standard** -0.21um with TCX041 **3**σ:1.21 -0.14um LWR:4.3nm **AIM - 1** -0.07um <u>w/o</u> TCX041 BF 3σ:1.17 LWR:4.3nm +0.07um **AIM - 2** w/o TCX041 +0.14um 3σ:1.2 +0.21um Scanner:NA=0.85, Dipole +0.28um Mask :Att-PSM(6% HT) Pattern :65nmL/S(LF) +0.35um Semicon West 2007 - Sokudo/SEMI Breakfast

![](_page_19_Picture_0.jpeg)

### Topcoat vs. Non-Topcoat

- Optimized topcoats have been developed and proven to show HVM capability
- Understanding the RCA vs. ACA relationship is key to the success of implementing Non-TC resists
- TC vs. TC-less resists will be decided in the defectivity battlefield
- Back to our original comparison.....
  - Materials vs. the litho-cluster

![](_page_20_Picture_0.jpeg)

## The Lithocell vs. Materials

![](_page_20_Picture_2.jpeg)

	The Lithocell	Materials
Cost	~\$50,000,000	~\$5000
Install time	2-4 months	2-4 hours
Foot-print	~50m²	~500cm <sup>2</sup>
EUV & HIL ready	Source / Lens	LWR & sensitivity / Fluids
Source of defectivity	High	Low
Who gets blamed for defectivity	Low	High
Better gifts at Semicon	iPod, etc	cookies, etc.
Total Score	2	4

Semicon West 2007 - Sokudo/SEMI Breakfast

![](_page_21_Picture_0.jpeg)

• JSR R&D in Japan:

icro JSR

- Dr. T. Shimokawa, Y. Yamaguchi, S. Kusumoto, M. Shima, A. Soyano
- JSR Litho Product Development team in Sunnyvale California:
  - K. Fujiwara, J. Smith, Z. Liu
- Sokudo marketing team for the opportunity to present