



ASML

Holistic View of Lithography for Double Patterning


Skip Miller
ASML

Outline

- Lithography Requirements
- ASML Holistic Lithography Solutions
- Conclusions

Shrink Continues...Lithography keeps adding value

Average of multiple customers' input




* Note: Process development 1.5 ~ 2 years in advance



Most Likely Lithography Roadmap


DPT will bridge gap between single exposure 193nm & EUV



$$k_1 = (\text{half-pitch}) * \text{numerical aperture} / \text{wavelength}$$


- Most likely
- Opportunity
- Unlikely

Options to print below immersion single exposure limit




Required Litho CD Uniformity vs Half Pitch

DPT drives need for significant improvement in CDU



Required Litho Overlay vs Half Pitch

DPT drives need for significant improvement in Overlay



Lithography Requirements Summary

DPT requires improved overlay & imaging, as well as higher productivity

Litho exposure equipment parameter as percentage of CD	Single exposure	Litho double patterning	Spacer double patterning
Δ CD	7%	3.5%	3%
Overlay (depending on DFM)	20%	7%	7-20%*
#mask steps	1	2	2-3
# process steps relative to single exposure	1	2	3-4

Requires improved productivity for CoO

Requires improved imaging & overlay control

* Depending on the amount of "Design For Manufacturing" effort




Outline

- Lithography Requirements
- ASML Holistic Lithography Solutions
- Conclusions

DPT Requires Holistic Litho Optimization

Combination of Computational and Wafer lithography



NXT:1950i Innovations for Superior Overlay & Imaging at 200wph

Reticle Stage with Improved Dynamics

NXT is extendable with field upgrades





Improved lens performance & control

Planar wafer stages



Grid plate position measurement (encoder)

NXT wafer stage metrology impact on overlay

Current stage metrology





Improved metrology




NXT: improved overlay at high throughput

scheme robust for grid deformations




NXT innovations bring immersion overlay < 2 nm


x, y : 1.6, 1.7nm



1 day overlay




3 day overlay




Ultimate half pitch at 1.35NA: 36.5 nm


Large process window with 10% EL and 500nm DOF




F=-0.21um




F=-0.12um



F=0.0um




F=0.12um




F=0.21um


$k_1=0.255!$



F=-0.3um



F=0.3um



NA=1.35

$\sigma=0.989/0.913$

Dipole-20 degree

X Y polarization

6% att. PSM

30K000 LITHO BREAKFAST FORUM 2009




Slide 15



ASML

CD uniformity (3σ) below 0.9 nm with extreme dipole 38-nm dense lines measured CD uniformity

Full wafer **CDU = 0.87 nm** without reticle and process correction




Settings: 1.35 NA with dipole 20°
and sigma inner 0.90, sigma
outer 0.98



Through lot wafer to wafer variation CDU <0.3 nm


38-nm dense lines with dipole illumination



NA=1.35
 Sigma=0.98/0.90
 DipoleX-20
 TE-polarized

No correction applied for processing-profiles

ASML system throughput roadmap drives CoO




Source: ASML



NXT Immersion design : single digit defect level

45nm Pattern Defect Test (10 wafers)



KLA2800 metrology
Using top-coat TCX041
(SRCA 68 degree)

Sokudo Litho Breakfast Forum 2009

Wafer number


Slide 19



ASML

NXT Immersion design : single digit defects across multiple systems


45nm Pattern Defect Test (10 wafers) on 4 systems



KLA2800 metrology
Using top-coat TCX041
(SRCA 68 degree)




Holistic litho enables low k_1 / DPT applications



Co-optimization of source shape and pattern split

Enables optimum process window




•By combining source expertise from ASML and mask expertise from Brion, enables larger process window with better CD Uniformity

Litho and application aware double patterning


Example: 2D logic gate aware split & model based overlay stitching

- Standard



Poor pattern split on critical gate

- Gate aware split




Optimal pattern split on overlay tolerant locations


- Diffusion
- Poly Split 1
- Poly Split 2



DPT requires a Fast & Flexible Source



ASML FlexRay



Holistic Litho Solution to optimize DPT CDU

Pitch = 128 nm




Etch & 2nd
litho step



Etch






Pitch = 64 nm



Litho patterning process control for CD and Overlay

Measurements of final 32 nm L/S using angular resolved scatterometry






Line1
↓
Line2

DoseMapper recipe

DoseMapper recipe

Optimum GridMapper recipe



DoseMapper corrected etched poly CDU

mean CD


Data generated in collaboration with IMEC




Spacer litho control improves wafer CDU

Measurements of final 32 nm L/S using angular resolved scatterometry

Uncontrolled



Controlled




Outline

- Lithography Requirements
- ASML Holistic Lithography Solutions
- Conclusions

ASML Delivers Solutions to Drive Industry Shrink

DPT will bridge gap between single exposure 193nm & EUV




Source: ASML



Conclusions

- DPT will be used as a litho solution to enable future shrink as bridge between single exposure immersion & EUV
- DPT requires aggressive overlay & imaging requirements at high productivity
- NXT:1950 delivers required overlay & imaging at high tput to enable a cost effective DPT solution
- Co-optimization of source and pattern split via Brion products maximizes process window for DPT
- FlexRay delivers fast & flexible source shapes required for low k_1 / DPT technology
- Holistic Litho optimization delivers solutions to optimize CDU & overlay to meet future lithography requirements



THANK YOU!