

# **450mm and Moore's Law**

## **Advanced Packaging Challenges and the Impact of 3D**

**Doug Anberg**  
**VP, Technical Marketing**  
**Ultratech**

**SOKUDO Lithography Breakfast Forum**

**July 10, 2013**


# Agenda

- **Next Generation Technology Cost Impact to Moore's Law**
- **Innovation vs. Scaling**
- **Emerging 3D Advanced Packaging Applications**
- **Technical Challenges for 450mm Advanced Packaging Lithography**
- **Summary**

# Accelerating Costs


- Cost of developing Next-Gen technologies is accelerating
- While historic “Cost-per-Gate” reduction trend has stopped

**Cost of Developing Next-Generation Process Technologies**



Source: EE Times


**Cost per Gate by Process Node**



Source: IBS






# Declining Designs

Estimated Number of Manageable Designs in First 12 Months of Process Being Ready for Production (Each Foundry)



# No Cost-effective Lithography Solutions


- High cost and availability of production EUV
- Integration of EUV and FinFET technology on 450mm wafers
- Expected to drive 3D integration to have major impact on extending Moore's law

				
45 nm	32 nm	22 nm	14 nm	10 nm
Immersion (ArFi)	2 <sup>nd</sup> Generation Immersion	3 <sup>rd</sup> Gen ArFi w/ Source Mask Optimization (SMO)	4 <sup>th</sup> Gen ArFi w/ SMO & Double Patterning (DPL)	5 <sup>th</sup> Gen ArFi w/ Multilayer Patterning or EUV

# Next Generation Technology Node Gains Coming From Innovation

- 3D and other technology innovations are now driving device improvement significantly more than gate scaling

## IBM Transistor Performance Improvement






# Innovation Includes New Advanced Packaging Solutions and Challenges

- ✓ **New Processes**
  - Wafer level packaging
  - Reconstituted wafers
  - 2.5D and 3D integration
  - Wafer thinning (and handling thinned wafers during packaging)
- ✓ **New co-design and Simulation tools**
- ✓ **New Materials**
  - Dielectrics
  - Conductors
  - Barrier layers
  - Adhesives
  - Nano-materials




# Emerging 3D Advanced Packaging Applications

- TSV improves system level performance without further transistor shrink
- Initial TSV adoption for cell phone camera modules
- High performance logic will adapt TSV solutions for bandwidth performance in the future





**TSV For CMOS Image Sensor**



**TSV For Leading Edge Devices**



# 3D TSV Technology Roadmap (IMEC)




FIB-cross section of stacked CMOS test chips with 5µm diameter Cu TSV at 10µm pitch

- 3D integration enables a higher integration density
- Using 3D chip stacking can extend the number of functions per 3D chip well beyond the near-term capabilities of traditional scaling, helping extend Moore's law

# Advanced Packaging Market

- Technology requirements will continue to drive advanced packaging applications
- Advanced packaging applications expected to be > 90% for 450mm wafers



# Technical Challenges for 450mm Advanced Packaging

- **Developing advanced TSV solutions for 3D**
  - Through-silicon (Dual Side) alignment for 450mm wafers
  - In-situ metrology for Dual Side alignment
- **Scaling warped wafer handling solutions**
  - 450mm wafers will have up to 2mm of warpage at final BEOL lithography levels
- **Scaling edge processing solutions**
  - Both wafer edge protection and wafer edge exposure solutions are required and must not significantly impact productivity
- **Maintaining low CoO with thick resists, high exposure dose processes**
  - Resist processes in excess of 100um thick requiring exposure doses in excess of 1000mJ/cm<sup>2</sup> will need to be accommodated with high throughput

# Ultratech Advanced Packaging Lithography Solutions for 450mm


- Ultratech's 450mm Advanced Packaging stepper is based on a production proven 300mm modular platform designed for scalability
- High power illumination systems and advanced 1X projection optics designs provide equivalent 300mm throughput on a per wafer basis
- Options available to support the unique requirements of through silicon via, extremely warped wafers and thick resist processing



**Unity Modular Design Enables  
Low-Risk Scalability to 450mm**


# Dual Side Alignment for 450mm Advanced Packaging

- Through silicon via (TSV) and silicon interposer methods provide improved performance and reduced form factor
- Which in turn drives lithography requirements for advanced packaging to include back-to-front side alignment and smaller features





# Through Silicon Via (TSV) Fabrication




- **Challenges for TSV lithography**
  - How to precisely align to device features embedded below silicon?
  - How to measure performance?



# TSV Alignment and In-Situ Metrology Using Top IR Source

- Top directed IR illumination allows for flexible placement of targets on the wafer
- Stepper-Self-Metrology measures XY positions of two features at different Z heights




200 micron  
thick silicon




# Microbumps for 450mm Advanced Packaging

- Microbumps are used for 3D die-to-die and die-to-wafer stacking and interposer applications
- Aggressive scaling of microbump sizes and pitch are essential to meet next generation and 450mm interconnect requirements




3D-stacked test die with CuSn  $\mu$ bump connections




3.5 $\mu$ m microbump with 10.0 $\mu$ m pitch

# Experimental Microbump Results

- 3.5 $\mu\text{m}$  CD with 10.0 $\mu\text{m}$  pitch, resist thickness 13.2 $\mu\text{m}$
- Process requirements are bottom CD of 3.5  $\mu\text{m} \pm 10\%$  and sidewall angle > 87 degrees



**Process Window**



**Microbump Cross Section**

# Summary

- Costs of both design and manufacturing are accelerating quickly for next generation nodes
- New 1<sup>st</sup> year designs for leading-edge foundry processes are trending lower
- There is no cost-effective FEOL lithography solution on the horizon
- Moore's law by scaling alone is in jeopardy
- Technology innovations are now driving device performance improvements as opposed to scaling
- New process innovations, especially 3D, will be required to keep Moore's law and 450mm cost advantages on track



